Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Register
Login
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Register
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Browse Foundation
Arithmetic & Mathematic (44)
Embedded Memories (1003)
I/O Library (1024)
Standard cell (734)
CAM (30)
Diffusion ROM (3)
DRAM (1)
Dual-Port SRAM (28)
EEPROM (28)
Flash Memory (36)
FTP (8)
Metal ROM (1)
MTP (38)
OTP (163)
RAM (257)
Register File (242)
ROM (76)
RRAM (1)
Single-Port SRAM (45)
Via ROM (26)
Other (20)
ESD Protection (69)
General-Purpose I/O (GPIO) (428)
High-speed (149)
LVDS (75)
Memory Interfaces (16)
Special (287)
You must be registered with the D&R website to view the full search results, including:
Complete datasheets for
IP Core
products
Contact information for
IP Core
suppliers
Please
log in
here to your account.
New user ?
Signup here
.
734 IP
401
0.118
Standard Cell (ECO) Library IP, 6 tracks, UMC 0.11um eFlash process
UMC 0.11um eFlash/EE2PROM AL process ECO_M1 Mini-Library+ (6-Track) Library....
402
0.118
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 28nm HLP process
UMC 28nm Logic and Mixed-Mode HLP/HVT process 12-Track ECO_M1 Cell Library (C35)....
403
0.118
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic process 12-Track ECO_M1 Core Cell Library (C38)....
404
0.118
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Logic process 12-Track high speed ECO_M1 Cell Library (C40)....
405
0.118
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library....
406
0.118
Standard Cell (ECO) Library IP, HVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 12-Track ECO Core Cell Library....
407
0.118
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic and Mixed-Mode process 7-Track ECO Cell Library....
408
0.118
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 28nm HPC process
UMC 28nm HPC/HVT Logic and Mixed-Mode process 7-Track ECO_M1 Cell Library C35....
409
0.118
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Low-K Logic process 7-Track ECO_M1 Cell Library....
410
0.118
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 7-Track ECO Cell Library....
411
0.118
Standard Cell (ECO) Library IP, HVT, 7 tracks, UMC 55nm SP process
UMC 55nm SP/HVT Logic process 7-Track ECO_M1 Cell Library....
412
0.118
Standard Cell (ECO) Library IP, HVT, 8 tracks, UMC 55nm LP process
UMC 55nm LP/HVT Low-K Logic process 8-Track ECO Core Cell Library....
413
0.118
Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 28nm HLP process
UMC 28nm HLP/HVT Logic process 9-Track ECO_M1 Core Cell Library....
414
0.118
Standard Cell (ECO) Library IP, HVT, 9 tracks, UMC 40nm LP process
UMC 40nm LP/HVT Logic process 9-Track Standard Cell Library (ECO_M1 Core)....
415
0.118
Standard Cell (ECO) Library IP, HVT, UMC 40nm LP process
UMC 40nm LP/HVT Low-K Logic process ECO_M1 Core Cell Library....
416
0.118
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 28nm HLP process
UMC 28nm Logic and Mixed-Mode HLP/LVT process 12-Track ECO_M1 Core Cell Library (C35)....
417
0.118
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic process 12-Track ECO_M1 Core Cell Library (C38)....
418
0.118
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Logic process 12-Track high speed Generic ECO_M1 Core Cell Library....
419
0.118
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library....
420
0.118
Standard Cell (ECO) Library IP, LVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 12-Track ECO Core Cell Library....
421
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Cell Library....
422
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LMINUS (C30)....
423
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic and Mixed-Mode process 7-Track ECO Generic Core Cell Library wtih LPLUS (C38)....
424
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 28nm HPC process
UMC 28nm HPC/LVT Logic and Mixed-Mode process 7-Track ECO_M1 Cell Library (C35)....
425
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Low-K Logic process 7-Track ECO_M1 Cell Library....
426
0.118
Standard Cell (ECO) Library IP, LVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 7-Track ECO Core Cell Library....
427
0.118
Standard Cell (ECO) Library IP, LVT, 8 tracks, UMC 55nm LP process
UMC 55nm LP/LVT Low-K Logic process 8-Track ECO Core Cell Library....
428
0.118
Standard Cell (ECO) Library IP, LVT, 9 tracks, UMC 28nm HLP process
UMC 28nm HLP/LVT Logic process 9-Track Standard Generic ECO Cell Library (C35)....
429
0.118
Standard Cell (ECO) Library IP, LVT, 9 tracks, UMC 40nm LP process
UMC 40nm LP/LVT Logic process 9-Track Standard Cell Library (ECO_M1 Generic Core)....
430
0.118
Standard Cell (ECO) Library IP, LVT, UMC 40nm LP process
UMC 40nm LP/LVT Low-K Logic process ECO_M1 Core Cell Library....
431
0.118
Standard Cell (ECO) Library IP, RVT, 12 tracks, UMC 28nm HLP process
UMC 28nm Logic and Mixed-Mode HLP/RVT process 12-Track ECO_M1 Cell Library (C35)....
432
0.118
Standard Cell (ECO) Library IP, RVT, 12 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic process 12-Track ECO_M1 Core Cell Library (C38)....
433
0.118
Standard Cell (ECO) Library IP, RVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Logic process 12-Track high speed ECO_M1 Cell Library (C40)....
434
0.118
Standard Cell (ECO) Library IP, RVT, 12 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process high performance 12-Track Metal1 Start ECO Core Cell Library....
435
0.118
Standard Cell (ECO) Library IP, RVT, 12 tracks, UMC 55nm LP process
UMC 55nm LP/RVT Low-K Logic process 12-Track ECO Core Cell Library....
436
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track ECO Cell Library....
437
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LMINUS (C30 RVT)....
438
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic and Mixed-Mode process 7-Track ECO Cell Library with LPLUS (C38)....
439
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 28nm HPC process
UMC 28nm HPC/RVT Logic and Mixed-Mode process 7-Track ECO_M1 Cell Library (C35)....
440
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process 7-Track ECO_M1 Cell Library....
441
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 55nm LP process
UMC 55nm LP/RVT Low-K Logic process 7-Track ECO Cell Library....
442
0.118
Standard Cell (ECO) Library IP, RVT, 7 tracks, UMC 55nm SP process
UMC 55nm SP/RVT Logic process 7-Track ECO_M1 Cell Library....
443
0.118
Standard Cell (ECO) Library IP, RVT, 8 tracks, UMC 55nm LP process
UMC 55nm LP/RVT Low-K Logic process 8-Track ECO Core Cell Library....
444
0.118
Standard Cell (ECO) Library IP, RVT, 9 tracks, UMC 28nm HLP process
UMC 28nm Logic and Mixed-Mode HLP/RVT process 9-Track ECO_M1 Cell Library (C35)....
445
0.118
Standard Cell (ECO) Library IP, RVT, 9 tracks, UMC 28nm HLP process
UMC 28nm HLP/RVT Logic process 9-Track ECO_M1 Core Cell Library (C38)....
446
0.118
Standard Cell (ECO) Library IP, RVT, 9 tracks, UMC 40nm LP process
UMC 40nm LP/RVT Logic process 9-Track Standard Cell Library (ECO_M1 Core)....
447
0.118
Standard Cell (ECO) Library IP, RVT, UMC 40nm LP process
UMC 40nm LP/RVT Low-K Logic process ECO_M1 Core Cell Library....
448
0.118
Standard Cell (ECO) Library IP, RVT, UMC 55nm SP process
UMC 55nm SP/RVT Low-K Logic process Mini-Library Metal1 Start ECO Core Cell Library....
449
0.118
Standard Cell (ECO) Library IP, RVT, UMC 65nm SP process
metal-1 start Gate Array ECO Library for UMC 65nm SP/RVT(FSE0A_D)....
450
0.118
Standard Cell (ECO) Library IP, RVT, UMC 90nm SP process
UMC 90nm SP/RVT Low-K Logic process ECO Cell Library....
|
Previous
|
9
|
10
|
11
|
...
|
Next
|
